

RESULT REGISTER FOR M.E ELECTRONICS & TELECOMMUNICATION (MICROELECTRONICS) SEMESTER - II EXAMINATION HELD IN AUGUST 2020 Course : Revised Course - 2013 Course: Revised Course - 2013

COLLEGE:	GOA COLLEGE OF ENGINEERING	

Seat No: 3201 P R No: 201909073	Sex	: F	Nam	e: EE	SHA POONJA A	
lo Of Attempts: 1		No Of Credits	Grad Obtai		SGPA	
ASIC Design & FPGA		o i o a i i o	0.210			
	Theory	4	AO	Р		
	IA	2	AO	Р		
Digital Signal Processors & Embedded S	ystems					
	Theory	4	AO	Р		
	IA	2	AO	Р		
Design for Testability & E-Waste Manage				_		
	Theory	4	AA	Р		
December Architecture & December December	IA	2	AA	Р		
Processor Architecture & Parallel Proces	_	4	40	П		
	Theory	4	AO	P		
Mamany Dagian	IA	2	AO	Р		
Memory Design	Theory	4	AO	Р		
	IA	2	AO	P		
Parallel Processing Lab		4	AU			
araner rocessing Lab	IA	2	AA	Р		
	Practical	2	AA	P		
FPGA & Embedded Systems Lab	Tactical	2	744			
T T ON a Emboaded dystems Eab	IA	2	AA	Р		
	Practical	2	AA	P		
	Total:	38			9.63 P	
D D No. 001000074	0		New	- NI	PASSES	
leat No: 3202 P R No: 201909074 lo Of Attempts: 1	Sex	k: F			AIK SHAMA SHASHIDHAR	
to Of Attempts.		No Of	Grad		SGPA	
ASIC Design & FPGA		Credits	Obtai	neu	33.71	
7 to 10 Dodgit at 1 To 1	Theory	4	AO	Р		
	IA	2	AO	Р		
Digital Signal Processors & Embedded S			0 000			
	Theory	4	AA	Р		
	IA	2	AA	Р		
Design for Testability & E-Waste Manage	ement					
	Theory	4	AB	Р		
	IA	2	AB	P		
Processor Architecture & Parallel Proces	ssing					
	Theory	4	AO	Р		
	IA	2	AO	Р		
Memory Design						
	Theory	4	AA	Ρ		
	IA	2	AA	Р		
B # 1 B						
Parallel Processing Lab	IA	2	AA	Р		
Parallel Processing Lab		_	AA	P		
Parallel Processing Lab	Practical	2	\wedge	•		
FPGA & Embedded Systems Lab		2	~~			
, , ,		2	AA	P		
,	Practical					

P: Passes; F: Fails; A/ABS: Absent; N/NAP: Non Appearance; X/NE: Not Eligible; +: Grades Carried Over; SGPA: Semester Grade Point Average; CGPA: Cummulative Grade Point Average

PASSES



RESULT REGISTER FOR M.E ELECTRONICS & TELECOMMUNICATION (MICROELECTRONICS) SEMESTER - II EXAMINATION HELD IN AUGUST 2020 Course: Revised Course - 2013

Seat No: 3203 P R No: 201105295	Sex	: M	Nam	e: N	NAVTI PRANAV NARAYAN
No Of Attempts: 1		No Of Credits	Grad Obtai		SGPA
ASIC Design & FPGA					
	Theory	4	AA	Р	
	IA	2	AA	Р	
Digital Signal Processors & Embedded	Systems				
	Theory	4	BC	P	
	IA	2	BC	Ρ	
Design for Testability & E-Waste Mana	gement				
	Theory	4	BB	Р	
	IA	2	BB	P	
Processor Architecture & Parallel Proc	essing				
	Theory	4	AB	P	
	IA	2	AB	Р	
Memory Design					
	Theory	4	AA	Р	
	IA	2	AA	Р	
Parallel Processing Lab					
	IA	2	BB	Р	
	Practical	2	BB	P	
FPGA & Embedded Systems Lab					
	IA	2	AB	P	
	Practical	2	AB	P	
	Total:	38	-		7.74 P
					PASSES
Seat No: 3204 P R No: 201911225	Sex Sex	c: M	Nam	ne: S	SATYAM MADHUSUDAN ACHARI
lo Of Attempts: 1		No Of	Gra	de	
		Credits	Obtai	ined	SGPA
ASIC Design & FPGA					
	Theory	4	AA	Р	
	IA	2	AA	Р	
Digital Signal Processors & Embedded					
	Theory	4	AB	Р	
	IA	2	AB	P	
Design for Testability & E-Waste Mana					
	Theory	4	AO	Р	
	IA	2	AO	P	
Processor Architecture & Parallel Proc	_				
	Theory	4	AA	Р	
	IA	2	AA	Р	
Memory Design	Theore	4	AA	P	
Memory Design	Theory			P	
	IA	2	AA		
Memory Design Parallel Processing Lab	IA				
	IA IA	2	AB	Р	
	IA				
	IA IA	2	AB	Р	
Parallel Processing Lab	IA IA	2	AB	Р	
Parallel Processing Lab	IA IA Practical	2 2	AB AB	P P	



RESULT REGISTER FOR M.E ELECTRONICS & TELECOMMUNICATION (MICROELECTRONICS) SEMESTER - II EXAMINATION HELD IN AUGUST 2020 Course : Revised Course - 2013

HELD IN AUGUST 2020					Course : Revised Course - 20
COLLEGE: GOA COLLEGE OF ENGINEERIN	G				
Seat No : 3205 P R No : 201401673	Sex	: F	Nam	e:	SHARVA SHIVANAND SALELKER
No Of Attempts: 1		No Of	Grad		
		Credits	Obtai		SGPA
ASIC Design & FPGA					
	Theory	4	AA	P	
	IA	2	AA	P	
Digital Signal Processors & Embedded S	Systems				
2	Theory	4	AA	Р	
	IA	2	AA	P	
Design for Testability & E-Waste Manag			202		
	Theory	4	AB	Р	
	IA	2	AB	Р	
Processor Architecture & Parallel Proce	•			_	
	Theory	4	AA	Р	
	IA	2	AA	Р	
Memory Design	The	,		_	
	Theory	4	AA	Р	
Develled Developing Lab	IA	2	AA	Р	
Parallel Processing Lab	1.0		4.0	_	
	IA Drastical	2	AB	Р	
FDCA & Embadded Systems Lab	Practical	2	AA	Р	
FPGA & Embedded Systems Lab	IA	2	^ ^	D	
	Practical	2	AA AA	P	
			AA		0.70 D
	Total:	38			8.79 P PASSES
eat No : 3206 P R No : 201510511	Sex	: M	Nam	ne:	SINAI KARAPURKAR AMOGH SANJEEV
lo Of Attempts: 1		No Of	Gra	de	
		Credits	Obtai		SGPA
ASIC Design & FPGA					
	Theory	4	AA	P	
	IA	2	AA	Р	
Digital Signal Processors & Embedded	-				
	Theory	4	AA	Р	
	IA	2	AA	Р	
Design for Testability & E-Waste Manag					
	Theory	4	AA	Р	
	IA	2	AA	Р	
Processor Architecture & Parallel Proce					
	Theory	4	AA	Р	
	IA	2	AA	Р	
Memory Design				_	
	Theory	4	AA	Р	
Develled Developed 1	IA	2	AA	Ρ	
Parallel Processing Lab	1.0	0		_	
	IA	2	AB	Р	
FDCA 9 Feebadded Contained to	Practical	2	AB	Р	
FPGA & Embedded Systems Lab	1.0	0		Г	
	IA	2	AA	Р	
	Practical	2	AA	P	

38

8.89 P PASSES

Total:



RESULT REGISTER FOR M.E ELECTRONICS & TELECOMMUNICATION (MICROELECTRONICS) SEMESTER - II EXAMINATION HELD IN AUGUST 2020 Course : Revised Course - 2013

COLLEGE: GOA COLLEGE OF ENGINEERING

COLLEGE: GOA COLLEGE OF ENGINEERI					
Seat No: 3207 P R No: 201510514	4 Sex	(: F	Name: SIN	GBAL NIDHI NANDAN	
No Of Attempts: 1		No Of Credits	Grade Obtained	SGPA	
ASIC Design & FPGA					
	Theory	4	AO P		
	IA	2	AO P		
Digital Signal Processors & Embedde	d Systems				
	Theory	4	AO P		
	IA	2	AO P		
Design for Testability & E-Waste Mana	agement				
	Theory	4	AO P		
	IA	2	AO P		
Processor Architecture & Parallel Processor	cessing				
	Theory	4	AA P		
	IA	2	AA P		
Memory Design					
	Theory	4	AO P		
	IA	2	AO P		
Parallel Processing Lab					
	IA	2	AA P		
	Practical	2	AA P		
FPGA & Embedded Systems Lab					
	IA	2	AA P		
	Practical	2	AA P		
- Alle	Total:	38		9.63 P PASSES	

1	Performance	Grade Points	Grade
	Outstanding	10	AO
	Excellent	9	AA
	Very Good	8	AB
	Good	7	BB
	Fair	6	ВС
	Satisfactory	5	CC
	Fail	0	FF

Read By :

Checked By:

Date: 2112 2020

Assistant Registrar-E(Proff.)

Assistant Registrar Exam

Controller Of Examinations

